Scaling consideration is applied to the coupling electro-thermal characteristics of Si MOSFETs with device length typically larger than 100 nm. The non-equilibrium nature of the electrons and the crystal lattice is considered. Both lumped and rigorous electro-thermal models are deployed to examine the device thermal trend with device scaling. The lumped model considers the self-heating of the device and the resulting electron and lattice temperature rise. The results show that the non-equilibrium nature of electrons and phonons becomes important for devices with gate lengths typically shorter than 1 micrometer. Also, the lumped model showed an increase of the electron temperature due to the scaling trend even though the lattice temperature is kept constant. Further investigation of the heat generation characteristics revealed that hotspot predictions for devices typically shorter than 200 nm need different strategies than for larger devices.
Introduction
The feature size of current silicon MOSFETs is entering the sub-40 nm length scale, and CMOS devices are expected to play a continuing key role in the semiconductor industries. Energy and thermal management systems for CMOS devices are becoming more and more important due to the increasing demand for energy savings from ICT equipment. It must be pointed out that the energy and thermal management systems have to be considered at different length scales due to their governing physics. System-level energy and thermal management systems, including high performance cooling technology, play a The authors have investigated the thermal characteristics in submicron Si MOSFETs. [7] [8] An idea of thermal scaling considerations for longer devices, for the devices with length typically longer than 100 nm, is introduced later. [9] In the thermal scaling considerations, however, the solution for the lumped model is not self-consistent, and the rigorous model does not consider the important features governing the profiles. In this paper, the heat generation and the resulting device level temperature rise in
Si MOSFETs with length typically longer than 100 nm are discussed further. First, a lumped electro-thermal model is extended to provide a self-consistent analysis. Then, the rigorous electro-thermal model is run to see the important feature to determine the device level profiles. The impact of the energy relaxation time, which is an important thermal parameter, is also discussed.
Modeling

Self-consistent, lumped electro-thermal model
Modeling details are shown in our previous work. [9] Power dissipation, P, is estimated from the long-channel approximation of MOSFETs. The spatially averaged device lattice temperature rise, ΔT La , can then be calculated using the power dissipation. In order to consider the temperature dependence of the thermal conductivity, κ = κ = ( ) − 154 86 4 3 . T La 300 , [10] is applied. Since the power dissipation model does not consider the distributions of electrical variables, the distribution of the lattice temperature in the device is not considered. The ambient temperature and ΔT La are then summed up to obtain the device lattice temperature, T La . The electron temperature, T ea , is then calculated using T La and the electric field, E. Equations are solved self-consistently.
Rigorous electro-thermal model
The governing equations of electro-thermal analysis with distributions of potential, electrical carrier density, and temperatures are solved simultaneously. The details of these equations, physical properties, and parameters can be found in reference. [7] In this study, we focused on the n-type Si MOSFET. We changed the gate length from 90 nm to 810 nm. It should be noted, as described in the introduction, that the present hydrodynamic-based model under-predicts the local hotspot for devices typically shorter than 100 nm.
Since the mesh size dependence on the calculation results has been discussed in our previous study, [7] it is not discussed here. Fig. 1 Model device structure and coordinate. shown in the present modified analysis. Also, the trend is significant at smaller feature sizes, where the lattice temperature rise is about 40 K higher than in the previous analysis [9] at 100 nm. This is mainly due to the decreasing thermal conductivity since the electrical characteristics such as mobility do not have a significant impact under the constant field assumption.
The same trend, a possibly more severe hotspot in the high temperature case, can also be seen in the actual miniaturization trend in Fig. 3 where the scaling trends taken from the literature are used in the calculation. Also, the "constant temperature scaling" type of trend can be observed in the graph where the device local temperature rise does not change drastically with the device miniaturization that cannot be established with either the constant field or constant voltage scaling. Figure 4 shows the electron temperature rise from the non-operating condition as a function of the electric field.
In the present analysis, the lattice temperature shown in the previous graphs is used to calculate the electron temperature for the self-consistent solution. The general trend is the same, where the constant field scaling results in a decrease in the electron temperature rise at smaller device lengths. However, it should be noted that the present analysis predicts the saturation and decreasing trend of ΔT ea at larger L regimes, typically longer than 2 μm. This is due to the low field mobility trend.
The trend in electron temperature in actual devices is also calculated and shown in Fig. 5 . Although the trend is the same as our previous prediction, the electron temperature rise at smaller device feature sizes is more severe than the previous prediction. This is due to the combina- Figure 6 shows the effect of the gate length on the profile of the volumetric heat generation density. The coordinate x in the horizontal axis corresponds to the coordinate x in Fig. 1 . As discussed above, it is clear from the figure that there is a spatial peak of heat generation density and position at around 200 nm from the drain side under the gate electrode for longer devices. This length scale has been proposed to be a unique thermal length scale for a MOSFET structure since the devices having length scales longer than this value can follow the same heat generation trend, yielding a compact electro-thermal modeling. It should be noted that this length scale is different from the thermal energy carriers' mean free paths that give the criteria for the thin-film effect of the thermal conductivity or the continuum-approximation based models validity.
Our previous work has shown the importance of the electron number density and the energy (kinetic and thermal) density. Further investigations are needed to understand the behavior.
Conclusions
Thermal scaling considerations for Si MOSFETs with device lengths typically longer than 100 nm, where the Fourier-based analysis applies, were performed. Self-consistent, lumped electro-thermal, and rigorous electro-thermal models were used. The analysis showed the highly non-equilibrium nature with gate lengths typically shorter than 1 μm. The model showed an almost constant lattice temperature and increasing electron temperature with device miniaturization. Rigorous analysis shows that the hotspot predictions of devices typically shorter than 200 nm need a different strategy from longer devices. Fig. 9 Lattice temperature profile.
